[IN/US]; 10373 Grosport #5, St. Louis, MO 63146 (US). SCHMID, Otto, Andreas [DE/US]; 6625 Clayton Avenue, #228, St. Louis, MO 63139 (US). BORDES, Jean Pierre [US/US]; 1109 Babler Forest Ct., Chesterfield, MO 63005 (US). ZHAO, Xingguo [CN/US]; 5560 Pershing, Apt. 601, St. Louis, MO 63130 (US). MAHER, Monier [DE/US]; 407 N. Taylor #302, St. Louis, MO 63108 (US). DAVIS, Curtis [US/US]; 341 N. McKnight #D, St. Louis, MO 63108 (US).

(54) Title: METHOD AND DEVICE FOR DISTRIBUTING BANDWIDTH

(57) Abstract: A method and device for controlling bandwidth distribution through a switch fabric is provided wherein a plurality of line cards and processor cards are connected through a switch fabric for parallel processing of transmission requests, along with the provision of transmission "credits" allowing for transmitting additional data bytes during a given cycle, which provides efficient and speedy bandwidth distribution, as well as resolution of output contentions. The processors maintain a credit balance which allows flexibility in granting transmission requests to accommodate transmission scheduling and "bursty" transmissions. Processors on both of the line cards and the processor cards normalize the data transmission requirements for both inputs and outputs connected by the switch fabric. Smoothing of data transmission is provided using a time-weighted buffer.

IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD AND DEVICE FOR DISTRIBUTING BANDWIDTH

FIELD OF THE INVENTION

The present invention relates to the field of high speed data
packet processing for networking systems, and in particular to
controlling bandwidth in networking systems which are characterized
5   by high-speed switches that switch data packets having variable size
and format requirements.

BACKGROUND OF THE INVENTION

In the field of networking systems, and in particular
communication systems for the Internet, switch fabrics are used to
10   direct data packets, for example, between different data packet
processing modules. With the increasing speed in data transfer
rates, improving efficiency and predictability of allocating and
using bandwidth across switch fabrics of systems, such as routing
devices, is increasingly crucial to maintaining the reliability of
15   these devices at these high speeds. Such a need is particularly
evident in data transfer over the Internet.

Historically, quality of service (QoS) on the Internet has been
defined by a "best effort" approach. The "best effort" approach
provides only one class of service to any connection, and all
20   connections are handled with equal likelihood of experiencing

2

congestion delays, with no priority assigned to any connection. With traditional Internet applications and transfer needs, this "best effort" approach was sufficient. However, new applications require significant bandwidth or reduced latencies. Bandwidth and latency

5   are critical components of the QoS requirements specified for new applications. Bandwidth is the critical factor when large amounts of information must be transferred within a reasonable time period. Latency is the minimum time elapsed between requesting and receiving data and is important in real-time or interactive applications. In

10 order to support these QoS guarantees through a network, it is essential that network nodes support such QoS.

Distribution of the available bandwidth across a switch fabric provides for trade-offs of bandwidth between different flows of data packets through a common switch fabric. This distribution permits

15 the flexible allocation of QoS in accordance with the negotiated traffic contracts between users and service providers. Bandwidth distribution can affect the throughput performance of scheduling algorithms because such scheduling tries to match contracted throughput to the traffic arrival process. The ability to perform

20 fast and reliable bandwidth distribution across the switch fabric permits the efficient utilization of the switch fabric bandwidth while maintaining rate guarantees to individual connections.

Known methods and schemes used to solve the problem of allocating bandwidth across a switch fabric were implemented through

25 negotiation or through selective backpressure. In these known methods, bandwidth allocation is provided on a fixed length cell basis, and not on a more preferred variable length packet basis. For example, in these methods, each cell may be broadcast to output blocks which filter the cells and retain only those cells actually

30 destined to the outputs comprising the block. The process is iterated down to the individual output port. This solution is similar to output buffering except that in this process, the "output" buffers are distributed throughout the switch fabric. As a result, the switch fabric can be made to be internally non-blocking with

35 smaller speedup, and multicasting can be efficiently implemented. This implementation requires the replication of hardware in the form of switch fabric elements. The flow control needed to provide QoS is achieved by means of a Dynamic Bandwidth Allocation (DBA) protocol. In this protocol, at each input queue there is a virtual output queue

associated with every input, with an explicit rate across the switching fabric which is negotiated between each input and output based on a set of thresholds which are maintained for each input queue. Each threshold is associated with a transmission rate from the input port into the switch fabric. In allocating these rates, the known method ensures that adequate bandwidth exists at the two points of contention: at the input link from the input buffer to the switch fabric, and at the output link, from the switch fabric to the output buffer. Real-time traffic bypasses the scheduling and is transported with priority across the switching fabric. The disadvantage in allocating bandwidth by this method is that the bandwidth is allocated in bursts which results in some loss of throughput.

In a known prior art device, the switch fabric consists of a non-blocking buffered Clos network. The middle stage module of the Clos network is not buffered in order to prevent sequencing problems of cells belonging to an individual connection. As a result, the modules need to schedule cells across the middle stage, with scheduling accomplished using a concurrent dispatching algorithm. Output buffering is emulated by utilizing selective backpressure across the switching fabric. However, the selective backpressure, combined with four levels of priority, in such a device provides a limited amount of flow control and cannot maintain guaranteed rates. The selective backpressure also complicates the multicasting function considerably.

In another known prior art system, high-bandwidth links implement a purely input buffered switch fabric with large throughput by using input scheduling based on the *iSLIP*-scheduling algorithm. The QoS provided by such a scheme is however limited.

Another known prior art system incorporates flow control by the use of statistical matching. In statistical matching, the matching process is initiated by the output ports, which generate a grant randomly to an input port based on the bandwidth reservation of that input port. Each input port receiving transfer grants selects one randomly by weighting the received grants by a probability distribution, which is computed by assuming that each output port distributes bandwidth independently based on the bandwidth reservation. However, matching is done on a cell-slot basis and the

4

improvement in throughput achieved by statistical matching is limited.

Other prior art devices control data flow by means of the Weighted Probabilistic Iterative Matching(WPIM) algorithm. In WPIM,
5   time is divided into cycles and credits are allocated to each input-output pair per cycle. The scheduling is then performed on a cell-slot basis by means of WPIM, with the additional feature that at each output port, when the credit of an input port is used up, its request is masked, making it more likely for the remaining input ports to be
10   allocated in that particular slot. However, in WPIM, the computation of the credits does not take into account the outstanding credits, and is susceptible to large delays for traffic that is "bursty."

Some prior art methods provide data flow control using a Real-Time Adaptive Bandwidth Allocation (RABA) algorithm which provides
15   multi-phase negotiation for cells over a time frame, with a frame-balancing mechanism that uses randomization over a frame in order to reduce contention between cells destined to the same output port. Cells are transmitted only after being scheduled, which results in a latency overhead. In addition, there is control and latency overhead
20   in the negotiation.

Performing bandwidth distribution at high speeds while maintaining rates for a large number of flows on a cell-time basis is demanding and particularly difficult to manage in a node where variable length packets are being switched across a common switch
25   fabric. To perform the bandwidth distribution using a cell-time basis at these high speeds would require expensive and complex hardware.

Therefore, what is needed is a method and device for scheduling bandwidth in cycles across a switch fabric at a packet processing
30   node that maintains allocated bandwidth to individual users, that maintains allocated bandwidth to groups of users who share bandwidth, and that provides high levels of throughput across the switch fabric with controlled buffer occupancy and low latency. Additionally, a method and device is needed that provides for meeting required QoS in
35   terms of rates, while accomplishing such scheduling in a scalable, distributed manner with an exchange of a minimal amount of control information in order to keep control overhead low.

SUMMARY OF THE INVENTION

In order to ease the processing requirements and to be able to perform bandwidth distribution flexibly, the present invention provides a method and device wherein the bandwidth requirements are
5   aggregated and the distribution is performed over longer time units called cycles. This allows the algorithm time to complete required computations and maintain data traffic flow across a switch fabric. The scheduling of cycles also permits the allocation of fractions of cycles, which prevents starvation of individual connections, and
10 reduces latency for individual connections by permitting tradeoffs between high-priority and low-priority traffic. The invention provides bandwidth distribution based on requirements for active users. In order to ensure that the allocated bandwidth is matched to actual timely needs, the invention utilizes statistical multiplexing
15 gain achieved through aggregation, as well as preemption, which allows allocated bandwidth to be reassigned. Further, a credit defined mechanism maintains memory of unfulfilled bandwidth requests. The credit mechanism permits a trade-off between traffic of higher priority and traffic of lower priority by maintaining a memory of
20 unfulfilled requests. In order to reduce the latency associated with computations for normalization and allocation of bandwidth, the requests are broadcast once, and computations are performed locally. As a result, there is no need for time and bandwidth consuming iterative transmissions and retransmissions between the ports of the
25 switch fabric. In order to simplify the computations, the allocation algorithm of the present invention uses repeated normalization. Further, in order to reduce the amount of information propagated, users are configured to processors in a particular manner.

Succinctly, the invention provides both a method and device for
30 controlling bandwidth distribution. The method preferably provides controlling data traffic emanating from an input to a switch fabric, the data traffic being comprised of data bytes. The method preferably comprises the steps of determining an allowable number of data bytes for transmission during a cycle, maintaining a data byte
35 transmission credit representing any extra number of data cell bytes also allowed to be transmitted during the cycle, transmitting during a subsequent cycle an actual number of data bytes, and updating the data byte transmission credit based on the difference between the actual number of data bytes transmitted and the allowable number.

The may further comprise determining the average number of data bytes transmitted in previous cycles to thereby calculate a predicted number of data bytes for transmission in a future cycle.

The method may also includes determining a maximum allowable number of data bytes for transmission from the input during the cycle, the input comprising a plurality of inputs, and limiting the data bytes transmitted from the inputs to the maximum allowable number. The method may also include determining the maximum allowable number of data bytes for transmission to any one output during the cycle, and limiting the data bytes transmitted to the outputs to that number. The method may determine a priority level for data packets to be transmitted and first transmit data packets having a higher level priority than data packets having a lower level priority.

The method may further comprise limiting the transmission of data bytes by reducing, if necessary, the number of data bytes to be transmitted by each input on a proportional basis.

A preferable device for controlling the transmission of data packets through a switch fabric is provided, wherein the data packets are comprised of data cells having data bytes and the device includes a plurality of line cards and a plurality of processing cards, all of the cards having inputs connected to the switch fabric, with each of the cards comprising a plurality of processors configured for determining and controlling the transmission of an allowable number of data bytes from said inputs. The processors further comprise memory means for maintaining a credit balance representative of an allowable number of extra data bytes permitted to be transmitted from selected ones of the inputs during each cycle.

The device may also be provided wherein the processing cards are configured to determine an allowable number of data bytes for transmission for all cards during a cycle. The device may include buffers on the cards connected to the processors for storing the data packets during processing. The processors may also be configured to determine multiple levels of data packet priority for transmission, with higher priority packets being preferred for transmission before lower priority packets.

While the principal advantages and features of the present invention have been explained above, a more complete understanding of the invention may be attained by referring to the description of the preferred embodiment which follows.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic block diagram of a system illustrating bandwidth contention across a switch fabric;

Fig. 2 is a schematic block diagram of a line card of the system of Fig. 1;

Fig. 3 is a schematic block diagram of an IPE card of the system of Fig. 1;

Fig. 4 is a table showing an example of the request information provided by the present invention;

Fig. 5 is a table showing an example of aggregated request information provided by the present invention;

Fig. 6 is a table showing an example of the bandwidth assignment provided by the present invention;

Fig. 7 is a table showing an example of the bandwidth assignment of Fig. 6 after an additional bandwidth allocation assignment is executed as provided by the present invention;

Fig. 8 is a table illustrating a normalization process of the present invention;

Fig. 9 is a flow chart of the bandwidth distribution method of the present invention;

Fig. 10 is a flow chart of the method for generating an input request of the present invention;

Fig. 11 is a flow chart of the method for generating an output grant of the present invention; and

Fig. 12 is a flow chart of the method for accepting a grant as implemented by the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A system 100 in which the preferred bandwidth distribution of the present invention may be implemented is shown in Figure 1 and includes line cards 102 and Internet Protocol Engine (IPE) cards 104. The line cards 102 provide the physical interface to the transmission medium. The line cards 102 also examine the data traffic from various interfaces like asynchronous transfer mode (ATM), Gigabit Ethernet or Packet over Synchronous Optical Network (POS), and extract the relevant control information from the data packets, which the line cards 102 forward to the appropriate IPE cards 104. The IPE cards 104 provide protocol processing, manage users, support policing and traffic shaping, implement highly sophisticated QoS, with

additional support for differentiated services, support distributed
Bandwidth Management Processing (BWMP), and support distributed
Logical Link Management.

5　　　　The system 100 with the line cards 102 and IPE cards 104 may be
provided, for example, as described in co-pending U.S. application
entitled "Method and Device for Data Traffic Shaping" having serial
no. 09/511,059 and a filing date of February 23, 2000, the disclosure
of which is incorporated herein by reference. However, this is only
one example of the system and types of interface and processing cards
10　　in which the present invention may be implemented. Any type of
system with various interface and processing cards that provide for
extracting and processing the relevant information from data packets
may be used. Additionally, the system 100 as described is provided
as an example of a system in which bandwidth distribution is needed
15　　to resolve output contentions.

　　　　As shown in Figs. 2 and 3, the preferred embodiment of both the
line cards 102 and IPE cards 104 comprise several general-purpose
processors (Protocol Processing Units (PPUs) 106). Each line card
102 and IPE card 104 also is preferably provided with a master
20　　processor, Master PPU (MPPU) 108. The MPPU 108 generally is provided
to implement protocols and to conduct the supervision of PPUs 106 on
that card. The MPPU 108 also provides bandwidth management within a
card and aggregates the bandwidth needs of all the PPUs 106 on the
card. These processors may be of various types and speeds depending
25　　upon the requirements of the system.

　　　　The line cards 102 together terminate the link protocol and
distribute the received data packets based on user, tunnel or groups
of user (logical link) information to a particular PPU 106 in a
particular IPE card 104 through a switch fabric 110. If more
30　　bandwidth is needed than one PPU 106 is capable of processing, the
data packets will be distributed over multiple PPUs 106. Thus, the
system provides routed distribution.

　　　　The line cards 102 perform both ingress functions and egress
functions. On the ingress side, the PPUs 106 perform routed
35　　distribution to the various PPUs 106 on the IPE cards 104. The data
packets are then queued for the destined PPU 106 based on its
requirements, and forwarded when it is eligible for service based on

the distribution of switch fabric 110 bandwidth as determined by the present invention.

In order to accomplish the distribution of bandwidth, bandwidth requests are aggregated hierarchically across the switch fabric 110. The scheduled bandwidth is then redistributed hierarchically. Several kinds of flows can traverse the switch fabric 110. Flows traverse the switch fabric 110 from the ingress side to the egress side of the switch fabric 110, one or more times. The invention preferably considers all flows as two-point flows as shown in Fig. 1.

Credits of the present invention are temporary shortfalls between requested and allocated bandwidth, and are preferably maintained in memory until the shortfall is made up. The Credits of the present invention allow for tradeoffs between different priorities, and reduce the exchange of information across the switch fabric 110.

Information about buffer occupancy for queues and Credits is exchanged between the various entities responsible for bandwidth distribution (i.e., the PPUs 106 and MPPUs 108 on the line cards 102 and IPE cards 106). Buffer Access Controllers (BACs) 116 provide for the exchange of this information between the PPUs 106, MPPUs 108 and packet buffers 112. Based on this information, distribution of bandwidth is allocated on a bytes per interval basis.

The present invention provides defined parameters for controlling data flow through the switch fabric 110. A CardID parameter is provided which is an eight bit number which uniquely identifies a line card 102 or IPE card 104 in the system 100. A cycle (C) is preferably a time unit (T) for bandwidth distribution, with bandwidth distribution performed at each cycle time instead of at each cell time. This provides for decreased overhead. Requests are provided such that all MPPUs 108 compute requests per flow (priority + line card 102 or IPE card 104) based on the requests received from each PPU 106. The request of the PPUs 106 are based on buffer occupancy per flow.

A buffer occupancy parameter is also provided at each PPU 106. For this parameter, a separate counter value is preferably maintained in each of the PPUs 106. Whenever a packet enters an ingress packet buffer 112, the corresponding counter is incremented. When data

packets are scheduled to depart from the ingress packet buffer 112
based on grants received for the corresponding flow, the
corresponding counter is decreased. A priority parameter preferably
specifies the priority of the traffic. Priorities are strict, and
5   therefore higher priority traffic is always granted before lower
priority traffic. As will be described herein, these parameters are
provided for use in each of the PPUs 106 and MPPUs 108 for the
preferred bandwidth distribution.

        Regarding the preferred bandwidth distribution of the present
10 invention, the Bandwidth Distribution Protocol (BWDP) calculates the
bandwidth requirement at each cycle C. Each cycle consists of the
time required to transmit a determined number of bytes. Bandwidth
contention across the switch fabric 110 results from the three kinds
of traffic flows: line card 102 to IPE card 104, IPE card 104 to IPE
15 card 104, and IPE card 104 to line card 102. Congestion of switch
fabric bandwidth to one output port results from either bandwidth
requests to an IPE card 104 (i.e., multiple line cards 102 and IPE
cards 104 attempting to transmit data traffic to the same IPE card
104) or bandwidth requests to a line card 102 (i.e., multiple IPE
20 cards 104 attempting to transmit data traffic to the same line card
102).

        The BWDP algorithm is necessary to allocate bandwidth across
the switch fabric 110 fairly among the two contending IPE cards 104.
Coordination is needed among all entities transmitting into an output
25 port at a given time so that their sum total does not exceed the
output port bandwidth. If the sum total exceeds the total available
bandwidth, the flows of data traffic should be scheduled accordingly.
Thus, before transmitting any data packets into the switch fabric
110, all the transmitting entities (i.e., line cards 102 and IPE
30 cards 104) must distribute the available bandwidth among each other.
The BWDP of the present invention enables fast and efficient
processing to provide data traffic flow control over the switch
fabric 110.

        Resource contention or congestion results when, for example,
35 two IPE cards 104 want to send data traffic to the same line card
102. If there is no control of data transmission from the two IPE
cards 104, the two IPE cards 104 will transmit data traffic
simultaneously at a full transfer rate, for example 10 Gbps, for an
arbitrary time. The switch fabric 110 which can only provide 10 Gbps

line switching capability and limited buffering, is therefore unable
to transmit 20 Gbps of data traffic to the line card 102. Thus, the
data traffic will be "dropped" if the switch fabric buffer is full.
So, as it should be apparent, the BWDP algorithm of the present

5   invention is necessary to allocate bandwidth across the switch fabric
100 fairly among the two contending IPE cards 104. Thus, for
example, the present invention provides that each IPE card 104
transmits at only 5 Gbps.

The BWDP of the present invention provides control of data
10 traffic flow to resolve the output contentions. Generally, the BWDP
of the invention provides control of the output contention as
follows:

1. Divide the bandwidth requirements of an output port of a line
   card 102 or IPE card 104 fairly and efficiently among input
15   ports;

2. Divide the bandwidth of the input ports fairly and
   efficiently among the output ports;

3. Satisfy priority bandwidth requirements before non-priority
   bandwidth requirements are considered.

20

The BWDP preferably provides inputs to the traffic schedulers at the
line cards 104 or IPE cards 102, which schedulers in turn schedule
the traffic.

With respect to the to the specific bandwidth distribution
25 provided by the BWDP of the present invention, each PPU 106 of the
IPE cards 104 is provided with a Credit variable for each PHY 114 and
each IPE card 104 and each MPPU 108 of the line cards 102 is provided
with a Credit variable for each IPE card 104. This Credit, which is
preferably provided as a counter in the memory of the PPUs 106 or
30 MPPUs 108, is updated based on the following rule: if the PPU 106 of
the IPE card 104 or the MPPU 108 of the line card 102 transmits fewer
bytes to the PHY 114 or IPE card 104 than assigned, the Credits for
that specific card are increased (i.e., counter incremented) by the
number of bytes not transmitted that were allowed to be transmitted.
35 It should be noted that Credit is never allowed to accumulate more
than a defined Credit Threshold, as is defined by the provider of the
particular switching system. This Credit Threshold may be defined as
necessary and is preferably based on historical data regarding

transmission across the switch fabric 110, as well as the types of users transmitting data across the switch fabric 110. The Credit is preferably reset to a default value if no data traffic is provided for a certain IPE card 104 or line card 102 for a certain defined
5   Credit Regeneration Duration.

When the PPU 106 of the IPE card 104 or the MPPU 108 of the line card 102 schedules traffic to a line card 102 or IPE card 104, it is allowed to transmit an extra amount of traffic to a card (draw-down), which must be less than or equal to the Credit for that
10   particular card. In such a case the Credit will be correspondingly decreased (i.e., the counter will be decremented).

The Credit provided to the IPE cards 104 provides an important parameter in bandwidth management, and particularly for IPE card to IPE card traffic. For example, if IPE card-A 104 wants to send data
15   to IPE card-B 104, then IPE card-A 104 requires bandwidth for transmission to the IPE card-B 104. IPE card-A 104 has a bandwidth request for transmission across the switch fabric 110, which will be the sum of the data bytes in its transmit queue 120 for transmission to IPE card-B 104 plus any draw-down. Thus, the total bandwidth
20   request of IPE card-A 104 for bandwidth for transmission to IPE card B 104 equals an Accumulated Buffer Occupancy for IPE card-B 104 in IPE card-A 104, as defined herein, plus the Draw-down of IPE card-A 104.

In the preferred embodiment, during a first cycle after "system
25   bootup," the Credits will be set to configured/default values. If for example the Credit is set to 50 units, then in the initial bandwidth transmission request, the total amount of bandwidth requested will be the Draw-down plus the Accumulated Buffer Occupancy for IPE card-B 104 in IPE card-A 104, which is: 50 + 0, or 50. In
30   the preferred embodiment, one Credit equals one data byte.

The BWDP preferably performs the following at the beginning of each cycle:

        1.   A Bandwidth Request Accumulation procedure is performed
35   in the line cards 102 and IPE cards 104.

        2.   The MPPU 108 on the line cards 102 multicast bandwidth requests to all the IPE cards 104.

3.   The MPPU 108 on the IPE cards 104 multicast bandwidth requests to all the other IPE cards 104.

4.   The MPPUs 108 of the IPE cards 104 computes bandwidth to each of the IPE cards 104 and line cards 102 using the BWDP.

5.   The MPPUs 108 of the IPE cards 104 allocate bandwidth to the PPUs 106 of the IPE cards 104.

6.   The MPPUs 108 of the line cards 102 allocate bandwidth to the PPUs 106 on the ingress side of the line cards 102.

Referring now to each of the steps, and in particular to the process of the PPUs 106 of the IPE cards 104 gathering and transmitting bandwidth request information, there is preferably logical transmit queues 120 in each of the PPUs 106 of the line cards 102 for each data stream flow as shown in Fig. 1. A queue length counter 122 in terms of data bytes is preferably provided for each queue 120. The queue 120 is managed preferably by a Traffic Policing Unit. The Traffic Policing Unit is provided to monitor incoming packets on a user basis and ensures that a user does not transmit data packets violating configured bandwidth and burst length parameters. To perform this function the Traffic Policing Unit maintains the following variables: a current time (CT) derived from a real-time counter and, on a per user basis, a theoretical arrival time (TAT) for each user, burst length (L) and bandwidth (B). The Traffic Policing Unit performs the following calculation whenever a data packet is received for a user:

if CT < TAT - L then reject the data packet;
if TAT - L <= CT <= TAT then accept the data packet and update TAT as follows:
        TAT = TAT + B/Packet Length;
if CT > TAT then accept the data packet and update TAT as follows:
        TAT = CT + B/Packet Length.

The PPU 106 of the IPE card 104 calculates the bandwidth request information for each data flow based on the corresponding buffer occupancy for each data flow. This calculation is performed for both the non-priority and priority queue 120 in each of the cards as follows:

Accumulated Buffer Occupancy $_{\text{Non-priority CardId}}$ = α * Current Non-priority Buffer Occupancy $_{\text{Non-priority CardId}}$ + $(1 - \alpha)$ * Accumulated Buffer Occupancy $_{\text{Non-priority CardId}}$; and

5   Accumulated Buffer Occupancy $_{\text{Priority CardId}}$ = α * Current Non-priority Buffer Occupancy $_{\text{Priority CardId}}$ + $(1 - \alpha)$ * Accumulated Buffer Occupancy $_{\text{Priority CardId}}$

The variable α is preferably defined based on the desired amount of
10 exponential smoothing of buffer occupancies.

The bandwidth request for each data flow is then determined as follows:

Bandwidth request $_{\text{Non-priority CardId}}$ = Draw-down Request +
15 Accumulated Buffer Occupancy $_{\text{Non-priority CardId}}$; and

Bandwidth request $_{\text{Priority CardId}}$ = Draw-down Request + Accumulated Buffer Occupancy $_{\text{Priority CardId}}$

After the PPUs 106 of the IPE cards 104 gather the bandwidth request
20 information, the request information is sent to its MPPUs 108. The preferred format for the control information is as follows:

1. Card ID

2. Bandwidth request information, which includes priority request information and bandwidth request information (i.e.,
25 non-priority).

An example of the request information that is generated by the PPUs 106 is shown in Fig. 4.

Next, the MPPUs 108 of the IPE cards 104 aggregate the bandwidth requests from the PPUs 106 of all the IPE cards 104 and
30 multicast the bandwidth requests to the MPPUs 108 of all other IPE cards 104. Therefore, after an MPPU 108 of an IPE card 106 receives all the bandwidth request information from all its PPUs 106, it aggregates the bandwidth request information, then broadcasts the bandwidth request information to all other IPE cards 104. The MPPUs
35 108 of the IPE cards 106 use this bandwidth request information to

15

allocate bandwidth among the line cards 102 and IPE cards 104
contending for the same IPE card's 104 bandwidth. The aggregation is
just a simple adding of all the bandwidth requests for the same flow
(i.e., to an output of a card) from each PPU 106. The preferred

5   format for this control information is as follows:

> 1.   Card ID
>
> 2.   Bandwidth request information, which includes priority
>   request information and bandwidth request information
>   (i.e., non-priority).

10   An example of the aggregated request information that is generated is
shown in Fig. 5.

The PPUs 106 of the line cards 102 then gather and transmit the
bandwidth requests. There is preferably a transmit queue 120 for
each data flow on the PPUs 106 on the ingress side of the line cards

15   102. The queue length counter 122 is preferably defined in bytes and
maintained for each queue 120. The PPUs 106 of the line cards 102
calculate the bandwidth request information for each data flow based
on the same algorithm as the PPUs 106 of the IPE cards 106. After
the PPUs 106 of the line cards 102 gather the bandwidth request

20   information, the PPU's send the bandwidth request information to the
MPPUs 108 on each of their line cards 102.

The MPPUs 108 of the line cards 102, after receiving all the
bandwidth request information from all the PPUs 106 on its line card
102, then aggregate the bandwidth requests from all the PPUs 106.

25   The MPPUs 108 of the line cards 102 will broadcast the bandwidth
request information to all the MPPUs 108 on all the IPE cards 104.
The MPPUs 108 on the IPE cards 104 use this bandwidth request
information to allocate bandwidth among the line cards 102 and IPE
cards 104 contending for the same IPE card's 104 bandwidth. Again,

30   this aggregation is just a simple adding up of the bandwidth request
for the same data flows as provided from each of the PPUs 106. The
preferred format for this control information is as follows:

> 1.   Card ID
>
> 2.   Bandwidth request information, which includes priority
35   request information and bandwidth request information
>   (i.e., non-priority).

After an MPPU 108 of an IPE card 104 receives all of the bandwidth request information, each MPPU 108 of the each IPE card 104 executes an iterative normalization algorithm (BWNA) to allocate bandwidth between the ports of the IPE cards 104 and line cards 102.

5   Then each MPPU 108 of each IPE card 104 transmits the bandwidth allocation back to the line card 102 if the line card 102 is designated to receive information regarding the bandwidth allocation from the particular IPE card 104. It should be noted that each IPE card 104 may provide bandwidth to more than one line card 102.

10   The preferred BWNA algorithm is defined as follows:

```
// run the BWNA algorithm for different priority BW allocation,
starts from the highest //priority

for priority k from Highest to Lowest //assume k is the highest
15  priority


    //generate request for every input port

for input_port_number i from 0 to n-1 //n is the total number of
input ports

20

Call input_port_generate_request(input port I, priority k)


    if all requests are zero

        continue for the next priority

25

//generate grant from every output port

for output_port_number j from 0 to m-1 //m is the total number of
output ports


30  Call output_port_generate_grant(output port j, priority k)


    if all grants are zero

        continue for the next priority
```

```
        //accept grant for every input port

    for input_port_number i from 0 to n-1 //n is the total number of
    input ports

5

    Call input_port_accept_grant(input port I, priority k)


    if no grants are accepted

        continue for the next priority

10

        The procedure input_port_generate_request(input port number,
    priority) generates requests to each output port.

        The procedure output_port_generate_grant(input port number,
    priority) generates a grant of bandwidth to each input port;

15

    int input_port_gen_request(int i) {
      if (v_input_port_avail_BW[i] < EPSILON) {
        for (int j=0; j<n; j++)
          m_norm_request[i][j] = 0;
20      return 0;
      }


    double total_request = 0;


25    for (int j=0; j<n; j++) {
        if (m_grant[i][j] < m_norm_request[i][j] ||
          m_final_grant[i][j] >= m_original_request[i][j] - EPSILON) {
          // No request to this output port, grant from this output port
      is final
30        m_norm_request[i][j] = 0;
        }
        else {
          // prepare to normalize
          m_norm_request[i][j] = m_original_request[i][j] -
35    m_final_grant[i][j];
          total_request += m_norm_request[i][j];
```

```
          }
        }

        if (total_request < EPSILON) { // maxtrix is all 0
 5        //The grants are final
          //the input port drops out the contention
          return 0;
        }
        else if (total_request > v_input_port_avail_BW[i]) { //need to
10    normalize
          double weight = v_input_port_avail_BW[i] / total_request;
          for (int j=0; j<n; j++) {
            m_norm_request[i][j] *= weight;
          }
15      }


        return 1;
      }


20    int output_port_gen_grant(int j) {
        if (v_output_port_avail_BW[j] < EPSILON) {
          for (int i=0; i<n; i++)
            m_grant[i][j] = 0;
          return 0;
25      }


        double total_request = 0;
        for (int i=0; i<n; i++) {//every input port
          total_request += m_norm_request[i][j];
30      }


        // Allocate available BW to requests
        if (total_request > v_output_port_avail_BW[j]) {
          double weight = v_output_port_avail_BW[j] / total_request;
35        for (int i=0; i<n; i++)
            m_grant[i][j] = m_norm_request[i][j] * weight;
          v_output_port_avail_BW[j] = 0;
        }
        else {
40        for (int i=0; i<n; i++)
```

```
        m_grant[i][j] = m_norm_request[i][j];
        v_output_port_avail_BW[j] -= total_request;
    }


    return 1;
}


void input_port_accept_grant(int i) {
    //Sum up the assigned BW
    double total_grant = 0;
    for (int j=0; j<n; j++)
        total_grant += m_grant[i][j];


    //Update available BW:
    v_input_port_avail_BW[i] -= total_grant;


    //Update grantted BW:
    for (int j=0; j<n; j++)
        m_final_grant[i][j] += m_grant[i][j];
}
```

The procedure *input_port_accept_grant(input port number, priority)* provides for the input ports to accept the grant from the output port.

The bandwidth transmission rate determined by the present invention is preferably first normalized for each input (i.e., proportionately distributed for each input based on its request), and then normalized for each output (proportionately distributed for each output) as shown in Fig. 8. This is iterative process, which attempts to provide maximum transmission across the switch fabric 110 at each cycle, is provided by the BWNA.

Shown in Fig. 6 is an example of the sharing of bandwidth of a particular IPE card 104, IPE card #5 104, which serves as an output port among four requesting IPE cards 104 serving as input ports. For this example, suppose that the bandwidth has two priorities, with priority 1 higher than priority 2, then bandwidth sharing according to the BWDP preferably occurs as follows: the bandwidth of IPE card #5 104 is first divided among the IPE cards 104 for the highest priority bandwidth (priority 1), as shown in Fig. 6; then the

bandwidth used for priority 1 is deducted from the total bandwidth available. If the remaining bandwidth is not zero, it will be divided among the IPE cards 104 again, proportionately to the requests for the priority 2 bandwidth, as shown in Fig. 7.

5   Therefore, for example, as shown in Fig. 7, IPE card #1 is assigned or granted 100 units of priority 1 bandwidth and 50 units of priority 2 bandwidth.

   Once the bandwidth allocation for the IPE cards 104 is determined, the MPPUS 108 of the IPE cards 104 will divide this
10 bandwidth among PPUs 106 of the IPE cards 104 based on the particular PPU's 106 request. For example, if there are again two priorities of bandwidth, with priority 1 higher than priority 2, then each MPPU 108 will allocate bandwidth to the PPUs 106 on its card as follows:

15 1. Aggregate the bandwidth request for a particular data flow from all the PPUs 106;
    2. The Priority 1 bandwidth for a particular flow allocated to the MPPU 108 of the IPE card 104 is divided among its PPUs 106. The division is proportional to the bandwidth request of the PPU 106
20   for that particular flow;
    3. The Priority 2 bandwidth for a particular flow allocated to the MPPU 108 of the IPE card 104 is divided among its PPUs 106. The division is proportional to the bandwidth request of the PPU 106 for that particular flow; and
25 4. The bandwidth assignment information is transmitted back to each PPU 106.

   The preferred format for this control information is as follows:
       1.   Card ID
30   2.   Priority, bandwidth assigned

   After the PPU 106 receives this control information from the MPPU 108, it will transmit it to the scheduler in the PPU 106 which will use this control information (which is preferably a number) to send
35 out packets to the line cards 104 and the IPE cards 104. It should be noted that the allocation of bandwidth information from the MPPU 108 to the PPUs 106 of the line cards 102 is performed in the same

manner as the MPPUs 108 of the IPE cards 104, when allocating
bandwidth to the PPUs 106 of the IPE cards 104.

It should be noted that the bandwidth distribution calculations
as defined herein are preformed on all the IPE cards 104. This

5   reduces the amount of bandwidth required for such calculation by
reducing the amount of inter-card transmissions required for the
calculations. Further, the normalization process provides for
maximizing transfer rate from inputs to outputs and the Credits
provide that scheduling is not delayed. Finally, because a buffer is

10 provided in the preferred switch fabric 110 of the present invention,
bandwidth distribution is provided at cycle times, and not at cell
times. This further, provides for the efficient and speedy bandwidth
distribution of the present invention.

The overall procedure provided by the BWNA of the present

15 invention is shown in Fig. 9, with the procedures for generating
input port requests and output port grants, shown in Figs. 10 and 11,
respectively. Additionally, Fig. 11 shows the procedure for
generating output grants.

In the preferred embodiment of the present invention, bandwidth

20 distribution software modules are provided on the different
processors of the different cards to perform different functions for
the bandwidth distribution.

The bandwidth distribution software module on the MPPUs 108 of
the IPE cards 104 preferably provides the following functions: (1)

25 receive bandwidth request information from the PPUs 106 of its
corresponding IPE card 104 and process the bandwidth request
information; (2) broadcast the bandwidth request information to the
MPPUs 108 on all the IPE cards 104; (3) receive Buffer Occupancy
Information from the line cards 102; (4) receive bandwidth allocation

30 information from the MPPUs 108 of all the IPE cards 104; (5) allocate
bandwidth to its PPUs 106 and line cards 102; and (6) transmit the
bandwidth allocation information to the PPUs 106 and the line cards
102.

The bandwidth distribution software module on the PPUs 106 of

35 the IPE cards 104 preferably provides the following functions: (1)
gather bandwidth request information; (2) transmit the bandwidth
request information to the MPPU 108 of its corresponding IPE card
108; (3) receive bandwidth allocation information from the MPPU 108
of its corresponding IPE card 108; and (4) transfer the bandwidth

40 allocation information to the corresponding scheduler.

The bandwidth distribution software module on the MPPUs 108 of the line cards 104 preferably provides the following functions: (1) receive bandwidth request information from the PPU 106 of its corresponding IPE card 104 and process the bandwidth request

5   information; (2) multicast the bandwidth request information to all the MPPUs 108 of all the IPE cards 104; (3) receive bandwidth allocation information from the MPPUs 108 of the IPE cards 104; and (4) allocate the bandwidth to PPUs 104 of the line cards 102.

The bandwidth distribution software module on the PPUs 106 of

10   the line cards 102 preferably provides the following functions: (1) gather bandwidth request information; (2) transmit the bandwidth request information to the MPPU 108 of its corresponding line card 102; (3) receive bandwidth allocation information from the MPPU 108 of its corresponding line card; and (4) transfer the bandwidth

15   allocation information to the corresponding scheduler.

Additionally, the line card PPU bandwidth distribution software preferably transmits bandwidth information to the Traffic Scheduler. Also, the IPE card PPU bandwidth distribution software preferably transmits bandwidth allocation information to the Traffic Scheduler.

20   Provided below as Exhibit A is a program in the C programming language for simulating the execution and performance of the BWNA. Specific code programmed into the PPUs 106 and MPPUs 108 will implement the functions illustrated by the C simulation program. However, the specific programmed code may be varied and modified to

25   satisfy the transmission requirements of the data traffic crossing the switch fabric. The specific programmed code and any modifications should be apparent to one skilled in the art.

The bandwidth distribution of the present invention provides high speed processing of data traffic across a switch fabric, such

30   that the efficiency and predictability of allocating and using the bandwidth across the switch fabric is greatly increased. However, it should be understood by one skilled in the art that the bandwidth distribution of the present invention, including software and hardware implementations, may be configured in alternate ways, and is

35   not limited by the number of component parts and code as described in the preferred embodiments. For example, with respect to hardware components, the number of line cards 102 and IPE cards 104 may be scaled depending upon the switch fabric requirements. Also, the number of PPUs 106 and MPPUs 108 may be scaled as needed, as well as

40   the type and speed of these processors. Additionally, the number of

●   ●

queue 120 may be scaled to accommodate additional priority levels of data packets. With respect to the software components and parameters, the queue length counter 122, the Credit Threshold, the cycle length and time, and the priority and buffer parameters may all

5   be modified. These software and hardware modifications would merely require minor programming changes and would not require any significant hardware changes.

Although the bandwidth distributor of the present invention has been described in detail only in the context of controlling bandwidth

10   through a switch fabric, for example through a router, the invention disclosed herein may also be readily configured to control bandwidth between various type of inputs and outputs that may have data traffic flow contentions.

Additionally, regarding the hardware implementation of the

15   invention, several of the functions could be incorporated into a custom chip.

There are other various changes and modifications which may be made to the particular embodiments of the invention described herein, as recognized by those skilled in the art. However, such changes and

20   modifications of the invention may be implemented without departing from the scope of the invention. Thus, the invention should be limited only by the scope of the claims appended hereto, and their equivalents.

```
//Simulation of Bandwidth Distribution:
//Only considered one priority

#include <stdlib.h>
#include <iostream.h>

typedef double *p_double;

const double EPSILON = 1e-6;

double **new_matrix(int n);
void read_data();
void cal_result(int r);
void cal_utilizaiton(int r);

void print_result();
void print_matrix(double **m);
void print_state();

int input_port_gen_request(int i);
int output_port_gen_grant(int j);
void input_port_accept_grant(int i);

double *v_input_port_avail_BW;

double *v_output_port_avail_BW;

//Keep the original requests without further modification
double **m_original_request;

//Keep the normalized requests:
double **m_norm_request;
```

EXHIBIT A

```
//Keep the granted BW
double **m_final_grant;

//Keep the new-assigned BW
double **m_grant;

//# of input ports = # of output ports
int n;

double total_switch_BW;
double *utilizations;

int main(int argc, char **argv) {
  int round = 100;
  if (argc >= 2)
    round = atoi(argv[1]);
  utilizations = new double[round];

  int m = 1;
  cin >> m;

  for (int i=0; i<m; i++) {
    read_data();
    cal_result(round);
  }

  delete [] m_original_request;
  delete [] m_norm_request;
  delete [] m_grant;
  delete [] m_final_grant;
  delete [] v_input_port_avail_BW;
  delete [] v_output_port_avail_BW;
  delete [] utilizations;
}
```

```
double **new_matrix(int n) {
  double **m = new p_double[n];
  for (int i=0; i<n; i++)
    m[i] = new double[n];
  return m;
}

void read_data() {
  cin >> n;

  m_original_request = new_matrix(n);
  m_norm_request = new_matrix(n);
  m_grant = new_matrix(n);
  m_final_grant = new_matrix(n);

  v_input_port_avail_BW = new double[n];
  v_output_port_avail_BW = new double[n];

  total_switch_BW = 0;
  for (int i=0; i<n; i++) {
    cin >> v_input_port_avail_BW[i]; // capacity
    total_switch_BW += v_input_port_avail_BW[i];
  }

  for (int j=0; j<n; j++)
    cin >> v_output_port_avail_BW[j]; // capacity

  for (int i=0; i<n; i++)
    for (int j=0; j<n; j++) {
      cin >> m_original_request[i][j];
      m_norm_request[i][j] = 0;
      m_grant[i][j] = 0;
      m_final_grant[i][j] = 0;
```

```
    }

#ifdef DEBUG
  print_state();
#endif
}

void cal_result(int round) {
  int r;
  bool more;

  for (r=0; r<round; r++) {
#ifdef DEBUG
    cout << endl << "Round " << r + 1 << ": " << endl;
#endif

    more = false;
    for (int i=0; i<n; i++)
      if (input_port_gen_request(i) > 0)
        more = true;
#ifdef DEBUG
    cout << endl << "After gen_request:" << endl;
    print_state();
#endif
    if (! more) break;

    more = false;
    for (int j=0; j<n; j++)
      if (output_port_gen_grant(j) > 0)
        more = true;
#ifdef DEBUG
    cout << endl << "After gen_grant:" << endl;
    print_state();
#endif
```

```
    if (! more) break;

    for (int i=0; i<n; i++)
        input_port_accept_grant(i);
#ifdef DEBUG
    cout << endl << "After accept_grant:" << endl;
    print_state();
#endif

    cal_utilizaiton(r);
    }

#ifdef DEBUG
    cout << endl << "Exit in round " << r + 1 << endl;
#endif
    print_result();
}

void cal_utilizaiton(int r) {
#ifdef DEBUG
    cout << endl << "Final grant: " << endl;
    print_matrix(m_final_grant);
#endif

    double total_BW = 0;
    for (int i=0; i<n; i++)
        for (int j=0; j<n; j++)
            total_BW += m_final_grant[i][j];

    utilizations[r] = total_BW/total_switch_BW;

#ifdef DEBUG
    cout << endl << "Utilization after round " << r << " = "
        << total_BW << " / " << total_switch_BW << " = "
```

```
          << utilizations[r] << endl;
#endif
}


void print_result() {
  double u = -EPSILON;
  for (int i=0; i<10; i++) {
    if (utilizations[i] > u + 0.001) {
      u = utilizations[i];
      //    cout << u << " ";
    }
    else {
      cout << i;
      break;
    }
    //    cout << u << " ";
  }
  cout << endl;
}


void print_matrix(double **m) {
  for (int i=0; i<n; i++) {
    for (int j=0; j<n; j++)
      cout << m[i][j] << " ";
    cout << endl;
  }
}


void print_state() {
  cout << endl << "v_input_port_avail_BW: " << endl;
  for (int i=0; i<n; i++)
    cout << v_input_port_avail_BW[i] << " ";
  cout << endl;
```

```
cout << endl << "v_output_port_avail_BW: " << endl;
for (int j=0; j<n; j++)
  cout << v_output_port_avail_BW[j] << " ";
cout << endl;

cout << endl << "m_original_request: " << endl;
print_matrix(m_original_request);

cout << endl << "m_norm_request: " << endl;
print_matrix(m_norm_request);

cout << endl << "m_grant: " << endl;
print_matrix(m_grant);

cout << endl << "m_final_grant: " << endl;
print_matrix(m_final_grant);
}


//Part 1: Happens at each input port; State dependent which means it will
//begin this part calculation after receives allocation from all output ports
//from which it requests BW.

//Each Input Port Normalizing its requests and send the requests to corresponding
Output Port

int input_port_gen_request(int i) {
 if (v_input_port_avail_BW[i] < EPSILON) {
  for (int j=0; j<n; j++)
   m_norm_request[i][j] = 0;
  return 0;
 }

 double total_request = 0;
```

```
for (int j=0; j<n; j++) {
  if (m_grant[i][j] < m_norm_request[i][j] ||
      m_final_grant[i][j] >= m_original_request[i][j] - EPSILON) {
    // No request to this output port, grant from this output port is final
    m_norm_request[i][j] = 0;
  }
  else {
    // prepare to normalize
    m_norm_request[i][j] = m_original_request[i][j] - m_final_grant[i][j];
    total_request += m_norm_request[i][j];
  }
}


if (total_request < EPSILON) { // maxtrix is all 0
  //The grants are final
  //the input port drops out the contention
  return 0;
}
else if (total_request > v_input_port_avail_BW[i]) { //need to normalize
  double weight = v_input_port_avail_BW[i] / total_request;
  for (int j=0; j<n; j++) {
    m_norm_request[i][j] *= weight;
  }
}

return 1;
}


// Part2: Output Port allocates its available BW to the requests and send the
// allocation back

//After it receives all requests, maybe just wait a reasonable time.
//Should assume the non-received input ports requesting 0.
//Should have the mechanism to receive the grants and make sure it is for one
```

//round, maybe round number can be used as a control

```
int output_port_gen_grant(int j) {
  if (v_output_port_avail_BW[j] < EPSILON) {
    for (int i=0; i<n; i++)
      m_grant[i][j] = 0;
    return 0;
  }

  double total_request = 0;
  for (int i=0; i<n; i++) {//every input port
    total_request += m_norm_request[i][j];
  }

  // Allocate available BW to requests
  if (total_request > v_output_port_avail_BW[j]) {
    double weight = v_output_port_avail_BW[j] / total_request;
    for (int i=0; i<n; i++)
      m_grant[i][j] = m_norm_request[i][j] * weight;
    v_output_port_avail_BW[j] = 0;
  }
  else {
    for (int i=0; i<n; i++)
      m_grant[i][j] = m_norm_request[i][j];
    v_output_port_avail_BW[j] -= total_request;
  }

  return 1;
}

void input_port_accept_grant(int i) {
  //Sum up the assigned BW
  double total_grant = 0;
  for (int j=0; j<n; j++)
```

```
        total_grant += m_grant[i][j];

    //Update available BW:
    v_input_port_avail_BW[i] -= total_grant;

    //Update grantted BW:
    for (int j=0; j<n; j++)
        m_final_grant[i][j] += m_grant[i][j];
}
```

What is claimed is:

1.   A method of controlling data traffic emanating from an input to a switch fabric, the data traffic being comprised of data packets, said packets including data bytes, the method comprising the steps of:

5   determining an allowable number (A) of data bytes for transmission during a cycle;

maintaining a data byte transmission credit (C) representing any extra number of data bytes also allowed to be transmitted during the cycle;

10   transmitting during a subsequent cycle an actual number of data bytes up to A+C; and

updating the data byte transmission credit based on the difference between the actual number of data bytes transmitted and A.

2.   The method of claim 1 wherein said input comprises a buffer, and wherein the step of determining A further comprises determining the average number of data bytes stored in said buffer in previous cycles to thereby calculate a predicted number of data bytes

5   for transmission in a future cycle.

3.   The method of claim 2 wherein said input comprises a plurality of inputs, and further comprising the step of determining a maximum allowable number (D) of data bytes for transmission from said plurality of inputs during the cycle, and limiting said data bytes

5   transmitted from said inputs to D.

4.   The method of claim 3 further comprising a plurality of outputs connected to said switch fabric and wherein the step of transmitting data bytes comprises determining the maximum allowable number (E) of data bytes for transmission to any one output during

5   the cycle, and limiting said data bytes transmitted to said outputs to E.

5.   The method of claim 4 further comprising the step of determining a priority level for each data packet to be transmitted.

6.   The method of claim 5 wherein the step of transmitting data bytes further comprises first transmitting data bytes from data packets having a higher level priority than data bytes from data packets having a lower level priority.

7.   The method of claim 6 wherein the step of limiting the transmission of data bytes includes reducing, if necessary, the number of data bytes to be transmitted by each input on a proportional basis.

8.   A method of controlling the traffic flow of data packets
between data input ports having data cell buffers and data output
ports, the data packets including data cells comprising data bytes,
and the data cell buffers storing the data cells, the method
5   comprising the steps of:
        determining the number of data bytes in each data cell buffer
during a cycle;
        determining a maximum allowable data byte transmission credit
(TCL) for transmitting extra data bytes from the data cell buffers of
10 each data input port to the data output ports during the cycle, said
extra data bytes being in addition to an assigned allowable number
(AN) of data bytes for transmission during the cycle;
        during the cycle, requesting an AN equal to the number of data
bytes in the data cell buffer plus the difference between TCL and a
15 current credit balance (CL);
        processing the data transmission request to determine AN, said
AN being eligible for use during the cycle or for credit to CL;
        transmitting during a subsequent cycle a total number of data
bytes from each data cell buffer to the data output ports equal to no
20 more than AN plus CL; and
        updating CL by the difference between AN less the total number
of data bytes transmitted during the cycle.
        9.   The method of claim 8 wherein the step of determining the
number of data bytes to request for AN further comprises determining
the average number of data bytes in each data cell buffer in previous
cycles and calculating a predicted number of data bytes for
5   transmission from the data cell buffer to the output ports.
        10.   The method of claim 9 wherein the step of determining the
number of data bytes to request for AN further comprises determining
a weighted average of the number of data bytes transmitted in
previous cycles to thereby calculate a predicted number of data bytes
5   for transmission in a future cycle.
        11.   The method of claim 10 wherein the step of transmitting
data bytes comprises determining the maximum allowable number (M) of
data bytes for transmission to any one output port during the cycle,
and limiting said data bytes transmitted to said output ports to M.
        12.   The method of claim 11 further comprising the step of
determining a maximum allowable number (MA) of data bytes for
transmission from said data input ports during the cycle, and
limiting said data bytes transmitted from said input ports to MA.

13. The method of claim 12 further comprising determining a priority level for each data byte to be transmitted.

14. The method of claim 13 wherein the step of transmitting data bytes further comprises first transmitting data bytes having a higher level priority than data bytes having a lower level priority.

15. The method according to claim 14 wherein the step of limiting the transmission of data bytes includes reducing, if necessary, the number of data bytes to be transmitted by each input port on a proportional basis.

16. A device for controlling the transmission of data packets through a switch fabric, said data packets comprised of data cells having data bytes, said device including a plurality of line cards and a plurality of processing cards, all of said cards having inputs connected to the switch fabric, each of said cards comprising a plurality of processors configured for determining and controlling the transmission of an allowable number of data bytes from said inputs, and said processors further comprising memory means for maintaining a credit balance representative of an allowable number of extra data bytes permitted to be transmitted from selected ones of said inputs during each cycle.

17. The device of claim 16 wherein each of the processing cards are configured to determine an allowable number of data bytes for transmission for all cards during a cycle.

18. The device of claim 17 wherein each of the cards further comprises a buffer connected to the processors for storing the data packets during processing.

19. The device of claim 18 wherein the processors are configured to determine multiple levels of data packet priority for transmission, higher priority packets being preferred for transmission before lower priority packets.

20. A method for controlling data traffic through a switch fabric, said data traffic being comprised of data packets having data cells of data bytes, the method comprising the steps of:

requesting transmission of a number of data bytes for a given cycle;

determining an allowed number of data bytes for transmission during the given cycle;

maintaining a memory balance of available extra data byte transmission possibilities;

37

transmitting during a subsequent cycle a total number of data bytes including the allowed number of data bytes plus any additional data bytes awaiting transmission to the extent said data bytes to be transmitted is less than the allowed number of data bytes and the memory balance;

updating the memory balance.

21. The method of claim 20 wherein the step of maintaining the memory balance comprises maintaining memory balance for each of a plurality of inputs.

22. The method of claim 21 wherein the step of determining the allowed number of data bytes further comprises determining a weighted average of the number of data bytes requested for transmission in previous cycles to determine a predicted number of bytes for a current transmission request.

23. The method of claim 22 wherein the step of transmitting a total number of data bytes further comprises transmitting during each cycle no more than a maximum allowed number of data bytes in a data flow path between an input and an output, the maximum allowed number of data bytes being determined by the transmission limits of each input.

24. The method of claim 22 wherein the step of transmitting a total number of data bytes further comprises transmitting during each cycle no more than a maximum allowed number of data bytes in a data flow path between an input and an output, the maximum allowed number of data bytes being determined by the transmission limits of each output.

25. A method of determining an allowable number of data bytes to be transmitted during any cycle from a plurality of inputs to a plurality of outputs over a switch fabric, said method comprising the steps of:

assigning an allowable number of data bytes to be transmitted by each input corresponding to a request and a credit balance, and

updating the credit balance in accordance with any difference between the number of data bytes actually transmitted and the allowable number.

26. The method of claim 25 wherein said data bytes are associated into data cells of varying length, and further comprising determining a cycle time.

27. The method of claim 26 wherein the cycle time is preselected to be of a length greater than the time required to process any individual data cell.

28. The method of claim 27 wherein the step of assigning an allowable number includes the step of determining an expected number of data bytes to be received at each output, and limiting the number of data bytes to be transmitted to any output to be within an
5 allowable limit.

29. A device for controlling the transmission of data packets through a switch fabric, said device comprising a plurality of line cards and a plurality of processing cards, all of said cards having inputs connected to the switch fabric, each of said cards comprising
5 a plurality of processors configured for determining an allowable number of data bytes to be transmitted by each input corresponding to a request for transmission of data bytes and a credit balance representative of an allowable number of extra data bytes permitted to be transmitted from selected ones of said inputs, and said
10 processors further comprising memory means configured for maintaining the credit balance, the processors further configured to update the credit balance in accordance with any difference between the number of data bytes actually transmitted and the allowable number.

30. A device for controlling data traffic through a switch fabric, said data packets comprised of data cells having data bytes, the device including a plurality of processing cards, all of said cards having inputs connected to said switch fabric, each of said
5 cards comprising a plurality of processors for determining and assigning the transmission of an allowable number of data bytes from said inputs and for updating a credit balance representative of an allowable number of extra data bytes permitted to be transmitted from selected ones of said inputs.

31. The device of claim 30 wherein said data bytes are associated into data cells of varying length, and wherein each of the processing cards transmits the allowable number of data bytes at each of a cycle time, said cycle time having a determined duration.

32. The device of claim 31 wherein all of said cards are comprised of outputs connected to said switch fabric and wherein the processors are configured for determining an expected number of data bytes to be received at each output, and limiting the number of data
5 bytes transmitted to any output to be within an allowable limit.

FIG. 1

FIG.2

FIG.3

PPU#1 BW REQUEST INFORMATION

CARD ID	PRIORITY BW REQUEST	NON-PRIORITY BW REQUEST
LINE CARD #1	500	500
LINE CARD #2	100	100
IPE #2	200	200
IPE #4	400	400

F I G . 4

1PE 1 BW REQUEST INFORMATION

CARD ID	PRIORITY BW REQUEST	NON-PRIORITY BW REQUEST
LINE CARD #1	800	800
LINE CARD #2	600	600
IPE #2	200	200
IPE #4	300	300

F I G . 5

IPE#5 PRIORITY 1 BW ASSIGNMENT

DESTINATION: IPE CARD #5, TOTAL BW = 1000				
	PRIORITY	BW REQ.	BW ASSIGNED	LEFTOVER BW
IPE #1	1	100	100	1000-250=750
IPE #2	1	60	60	
IPE #3	1	50	50	
IPE #4	1	40	40	
IPE #1	2	100	TBD	
IPE #2	2	400		
IPE #3	2	600		
IPE #4	2	100		

F I G . 6

IPE#5 PRIORITY 2 BW ASSIGNMENT

DESTINATION: IPE CARD #5, TOTAL BW = 1000			
	PRIORITY	BW REQ.	BW ASSIGNED
IPE #1	1	100	100
IPE #2	1	60	60
IPE #3	1	50	50
IPE #4	1	40	40
IPE #1	2	100	750*100/1500=50
IPE #2	2	400	750*400/1500=200
IPE #3	2	600	750*600/1500=300
IPE #4	2	400	750*400/1500=200

FIG. 7

$$O_1 \quad O_2 \quad O_3 \quad O_4 \quad O_5$$

I_1 I_2 I_3 I_4 I_5

NORMALIZE FIRST

NORMALIZE SECOND

FIG. 8

BWNA FLOW CHART

```
           BEGIN BWNA

     FOR ALL INPUT PORTS
     CALL INPUT PORT i
     REQUEST GENERATION

           IS
       THERE ANY
     INPUT PORT WITH
       NON-ZERO
       REQUEST
          ?

     FOR ALL OUTPUT PORTS
     CALL OUTPUT PORT i
     GRANT GENERATION

           IS
       THERE ANY
    OUTPUT PORT WITH
       NON-ZERO
        GRAND
          ?

     FOR ALL INPUT PORTS
     CALL INPUT PORT
     REQUEST ACCEPTION

           IS
       THERE ANY
    INPUT PORT ACCEPTED
        GRANT?

          END BWDP
```

MAIN PROCEDURE OF BWNA

FIG. 9

```
   INPUT PORT i START
   GRANT ACCEPTION

    TOTAL GRANT = 0

    RECEIVE GRANT[i]
    FROM OUTPUT PORT j

    TOTAL GRANT = TOTAL
    GRANT + GRANT[j]

         DONE
       FOR EVERY        N
      OUTPUT PORT
          j?
          Y

    AVAIL BW = AVAIL
    BW-TOTAL GRANT

    FINAL GRANT[n] =
    TOTAL GRANT[n] +
       GRANT[j]

      END GRANT
      ACCEPTION
```

INPUT PORTS ACCEPTS GRANTS

FIG. 12

●   ●

FIG. 10   INPUT PORTS GENERATES REQUESTS

8/8

```
        ┌────────────────────────┐
        │  OUTPUT PORT j START   │
        │   GRANT GENERATION     │
        └────────────────────────┘
                    │
                    ▼
              ╱───────────╲           N
            ╱  AVAILABLE    ╲──────────────────┐
            ╲   BW > 0?     ╱                  │
              ╲───────────╱                    │
                    │ Y                        │
                    ▼                          ▼
        ┌────────────────────┐      ┌────────────────────┐
        │ TOTAL REQUEST = 0  │      │   GRANT[n] = 0     │
        └────────────────────┘      └────────────────────┘
                    │
                    ▼
        ┌────────────────────────┐
        │ RECEIVE REQUEST[i]     │
        │ FROM INPUT PORT [i]    │
        └────────────────────────┘
                    │      ◄──────────────┐
                    ▼                     │
        ┌────────────────────────┐        │
        │ TOTAL REQ = TOTAL REQ  │        │
        │     + REQUEST[i]       │        │
        └────────────────────────┘        │
                    │                     │
                    ▼                     │
              ╱───────────╲       N       │
            ╱    DONE       ╲─────────────┘
            ╲ FOR EVERY PORT ╱
              ╲    i?      ╱
                ╲───────╱
                    │ Y
                    ▼
         Y    ╱───────────╲
       ┌─────╲ TOTAL REQ > AVAIL ╲
       │      ╲      BW     ╱
       │        ╲───────╱
       │            │ N                    │
       ▼            ▼  ◄───────────────────┘
┌─────────────┐  ┌────────────────────┐
│WEIGHT = AVAIL BW│ │   GRANT[n] =      │
│  TOTAL REQ:   │  │   REQUEST [n]      │
│  GRANT[n] =   │  │ AVAIL BW = AVAIL   │
│  REQUEST[n]   │  │ BW - TOTAL REQ     │
│ WEIGHT; AVAIL │  └────────────────────┘
│   BW = 0      │            │
└─────────────┘             │
       │                     ▼
       └─────────►┌────────────────────┐
                  │  SEND GRANT[i]     │
                  │ TO INPUT PORT i    │
                  └────────────────────┘
                            │
                            ▼
                  ┌────────────────────┐
                  │    END GRANT       │
                  │   GENERATION       │
                  └────────────────────┘
```

OUTPUT PORTS GENERATE GRANTS

# F I G . 1 1

SUBSTITUTE SHEET (RULE 26)

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification[7]: H04L 12/56, 12/44, H04Q 11/04

(21) International Application Number: PCT/US01/00874

(22) International Filing Date: 11 January 2001 (11.01.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/515,028   29 February 2000 (29.02.2000)   US

(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US   09/515,028 (CON)
Filed on   29 February 2000 (29.02.2000)

(71) Applicant (for all designated States except US): CELOX NETWORKS, INC. [US/US]; 1 Cabot Road, Hudson, MA 01749 (US).

(72) Inventors; and
(75) Inventors/Applicants (for US only): HEGDE, Manju [IN/US]; 10373 Grosport #5, St. Louis, MO 63146 (US). SCHMID, Otto, Andreas [DE/US]; 6625 Clayton Avenue, #228, St. Louis, MO 63139 (US). BORDES, Jean Pierre [US/US]; 1109 Babler Forest Ct., Chesterfield, MO 63005 (US). ZHAO, Xingguo [CN/US]; 5560 Pershing, Apt. 601, St. Louis, MO 63130 (US). MAHER, Monier [DE/US]; 407 N. Taylor #302, St. Louis, MO 63108 (US). DAVIS, Curtis [US/US]; 341 N. McKnight #D, St. Louis, MO 63108 (US).

(74) Agents: HAFERKAMP, Richard, E. et al.; Suite 1400, 7733 Forsyth Blvd., St. Louis, MO 63105-1817 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,

(54) Title: METHOD AND DEVICE FOR DISTRIBUTING BANDWIDTH

(57) Abstract: A method and device for controlling bandwidth distribution through a switch fabric is provided wherein a plurality of line cards and processor cards are connected through a switch fabric for parallel processing of transmission requests, along with the provision of transmission "credits" allowing for transmitting additional data bytes during a given cycle, which provides efficient and speedy bandwidth distribution, as well as resolution of output contentions. The processors maintain a credit balance which allows flexibility in granting transmission requests to accommodate transmission scheduling and "bursty" transmissions. Processors on both of the line cards and the processor cards normalize the data transmission requirements for both inputs and outputs connected by the switch fabric. Smoothing of data transmission is provided using a time-weighted buffer.

IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

BEST AVAILABLE COPY

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7   H04L12/56   H04L12/44   H04Q11/04

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7   H04L   H04Q

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 610 745 A (BENNETT DWAYNE) 11 March 1997 (1997-03-11) column 2, line 25 -column 3, line 33 column 6, line 52 -column 60 figure 2	1,16
A		2-15, 17-32
Y	WO 98 31127 A (CABLETRON SYSTEMS INC) 16 July 1998 (1998-07-16) & US 6 097 705 A (PERLMAN SHUKI ET AL) August 2001 (2001-08) column 16, line 26 - line 27 column 23, line 43 - line 46	1,16

☐ Further documents are listed in the continuation of box C.   ☒ Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
27 September 2001	04/10/2001

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Siebel, C

2

Form PCT/ISA/210 (second sheet) (July 1992)

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5610745	A	11-03-1997	CA	2182045 A1	27-04-1997
			EP	0772323 A2	07-05-1997
			JP	9149083 A	06-06-1997
WO 9831127	A	16-07-1998	US	6097705 A	01-08-2000
			AU	718777 B2	20-04-2000
			AU	5926198 A	03-08-1998
			EP	0960508 A1	01-12-1999
			WO	9831127 A1	16-07-1998